This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problems Mailbox.

WEST Search History

DATE: Wednesday, August 06, 2003

Set Name		Hit Count	Set Name result set
•	SPT; PLUR=YES; OP=ADJ		
L15	built-in near compil\$ and (processor or coprocessor)	10	L15
L14	113 and legacy near (software or program or code)	6	L14
L13	(optimiz\$ near2 (co?processor or coprocessor or processor))	1241	L13
DB=E	PAB,DWPI,TDBD; PLUR=YES; OP=ADJ		
L12	L11	163	L12
DB=JB	PAB,EPAB,DWPI,TDBD; PLUR=YES; OP=ADJ		
L11	(optimiz\$ near2 (co?processor or coprocessor or processor))	223	L11
L10	(optimiz\$ near2 code)and (co?processor or coprocessor)	2	L10
L9	(optimiz\$ near2 code)and (co?processor or processor)	88	L9
L8	17 and (optimiz\$ near2 code)	1	L8
L7	legacy near (software or program or code)	69	L7
DB=U	SPT,PGPB; PLUR=YES; OP=ADJ		
L6	14 and (optimiz\$ near2 code)	55	L6
L5	l4 and (optimiz\$ near2 code) and coprocessor	1	L5
L4	legacy near (software or program or code)	468	L4
DB=U	SPT; PLUR=YES; OP=ADJ		
L3	L2	76	L3
DB=U	SPT,PGPB; PLUR=YES; OP=ADJ		
L2	L1 and cache	92	L2
L1	(optimiz\$ near2 code) and coprocessor	114	L1

END OF SEARCH HISTORY





Try the *new* Portal design
Give us your opinion after using it.

Search Results

Search Results for: [coprocessor<AND>((legacy code))] Found 8 of 119,560 searched.

Search within Results

> Search				> Advanced Search
Sort by:	<u>Title</u>	Publication Date	Score	❷ Binder
Results 1				

1 Towards nanocomputer architecture

80%

Paul Beckett, Andrew Jennings

Australian Computer Science Communications, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture - Volume 6 January 2002 Volume 24 Issue 3

At the nanometer scale, the focus of micro-architecture will move from processing to communication. Most general computer architectures to date have been based on a "stored program" paradigm that differentiates between memory and processing and relies on communication over busses and other (relatively) long distance mechanisms.

Nanometer-scale electronics --- nanoelectronics - promises to fundamentally change the ground-rules. Processing will be cheap and plentiful, interconnection expensive but ...

2 Instruction path coprocessors

80%

Yuan Chou, John Paul Shen

ACM SIGARCH Computer Architecture News , Proceedings of the 27th annual international symposium on Computer architecture May 2000 Volume 28 Issue 2

This paper presents the concept of an Instruction Path Coprocessor (I-COP), which is a programmable on-chip coprocessor, with its own mini-instruction set, that operates on the core processor's instructions to transform them into an internal format that can be more efficiently executed. It is located off the critical path of the core processor to ensure that it does not negatively impact the core processor's cycle time or pipeline depth. An I-COP is highly versatile and can be used ...

3 Simulation and architecture evaluation: Vector vs. superscalar and VLIW architectures for

77%

embedded multimedia benchmarks

Christoforos Kozyrakis, David Patterson

Proceedings of the 35th annual ACM/IEEE international symposium on

Microarchitecture November 2002

Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this paper, we use EEMBC, an industrial benchmark suite, to compare the VIRAM vector architecture to superscalar and VLIW processors for embedded multimedia applications. The comparison covers the VIRAM instruction set, vectorizing compiler, and the prototype chip that integrates a vector processor with DRAM main memory. We de ...

4 Multithreading and value prediction: Dynamic speculative precomputation

77%

Jamison D. Collins, Dean M. Tullsen, Hong Wang, John P. Shen

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture December 2001

A large number of memory accesses in memory-bound applications are irregular, such as pointer dereferences, and can be effectively targeted by thread-based prefetching techniques like Speculative Precomputation. These techniques execute instructions, for example on an available SMT thread context, that have been extracted directly from the program they are trying to accelerate. Proposed techniques typically require manual user intervention to extract and optimize instruction sequences. This pape ...

5 Attacking the semantic gap between application programming languages and configurable

77%

A hardware

Greg Snider, Barry Shackleford, Richard J. Carter

Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays February 2001

It is difficult to exploit the massive, fine-grained parallelism of configurable hardware with a conventional application programoming language such as C, Pascal or Java. The difficulty arises from the mismatch between the synchronous, concurrent processing capability of the hardware and the expressiveness of the lanoguage-the so-called "semantic gap." We attack this problem by using a programming model matched to the hardware's capabilities that can be implemented in any (unmodified) objec ...

6 Learning forth with modular forth

77%

Paul Frenger

ACM SIGPLAN Notices March 2000

Volume 35 Issue 3

Software engineering for security: a roadmap

77%

Premkumar T. Devanbu, Stuart Stubblebine

Proceedings of the conference on The future of Software engineering May 2000

8 Implementing a system on a shared memory parallel processor

77%

Robert E. Purdom

Proceedings of the 1995 ACM symposium on Applied computing February 1995

Results 1 - 8 of 8 short listing

Results

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.





Try the *new* Portal design
Give us your opinion after using it.

Search Results

Search Results for: [coprocessor<AND>((legacy code))] Found 8 of 119,560 searched.

Search within Results

> Search	 			_> Adva	nced Search	:	

Sort by:		Publication Date	Score	● Binder			
Results 1							******

1 Towards nanocomputer architecture

80%

Paul Beckett, Andrew Jennings

Australian Computer Science Communications, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture - Volume 6 January 2002 Volume 24 Issue 3

At the nanometer scale, the focus of micro-architecture will move from processing to communication. Most general computer architectures to date have been based on a "stored program" paradigm that differentiates between memory and processing and relies on communication over busses and other (relatively) long distance mechanisms.

Nanometer-scale electronics --- nanoelectronics - promises to fundamentally change the ground-rules. Processing will be cheap and plentiful, interconnection expensive but ...

2 Instruction path coprocessors

80%

Yuan Chou, John Paul Shen

ACM SIGARCH Computer Architecture News , Proceedings of the 27th annual international symposium on Computer architecture $May\ 2000$

Volume 28 Issue 2

This paper presents the concept of an Instruction Path Coprocessor (I-COP), which is a programmable on-chip coprocessor, with its own mini-instruction set, that operates on the core processor's instructions to transform them into an internal format that can be more efficiently executed. It is located off the critical path of the core processor to ensure that it does not negatively impact the core processor's cycle time or pipeline depth. An I-COP is highly versatile and can be used ...

3 Simulation and architecture evaluation: Vector vs. superscalar and VLIW architectures for

77%

embedded multimedia benchmarks

Christoforos Kozyrakis, David Patterson

Proceedings of the 35th annual ACM/IEEE international symposium on

Microarchitecture November 2002

Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this paper, we use EEMBC, an industrial benchmark suite, to compare the VIRAM vector architecture to superscalar and VLIW processors for embedded multimedia applications. The comparison covers the VIRAM instruction set, vectorizing compiler, and the prototype chip that integrates a vector processor with DRAM main memory. We de ...

4 Multithreading and value prediction: Dynamic speculative precomputation

77%

Jamison D. Collins, Dean M. Tullsen, Hong Wang, John P. Shen

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture December 2001

A large number of memory accesses in memory-bound applications are irregular, such as pointer dereferences, and can be effectively targeted by thread-based prefetching techniques like Speculative Precomputation. These techniques execute instructions, for example on an available SMT thread context, that have been extracted directly from the program they are trying to accelerate. Proposed techniques typically require manual user intervention to extract and optimize instruction sequences. This pape ...

5 Attacking the semantic gap between application programming languages and configurable

77%

1 hardware

Greg Snider, Barry Shackleford, Richard J. Carter

Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays February 2001

It is difficult to exploit the massive, fine-grained parallelism of configurable hardware with a conventional application programoming language such as C, Pascal or Java. The difficulty arises from the mismatch between the synchronous, concurrent processing capability of the hardware and the expressiveness of the lanoguage-the so-called "semantic gap." We attack this problem by using a programming model matched to the hardware's capabilities that can be implemented in any (unmodified) objec ...

6 Learning forth with modular forth

77%

Paul Frenger

ACM SIGPLAN Notices March 2000

Volume 35 Issue 3

Software engineering for security: a roadmap

77%

Premkumar T. Devanbu, Stuart Stubblebine

Proceedings of the conference on The future of Software engineering May 2000

8 Implementing a system on a shared memory parallel processor

77%


Robert E. Purdom

Proceedings of the 1995 ACM symposium on Applied computing February 1995

Results 1 - 8 of 8 short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.

3 of 3



Searching for optimized code and coprocessor.

Restrict to: <u>Header Title</u> Order by: <u>Citations Hubs Usage Date</u> Try: <u>Amazon B&N Google (RI) Google</u> (Web) CSB DBLP

5 documents found. Order: citations weighted by year.

Accurate and Practical Profile-Driven Compilation Using the...- Thomas Conte (1996) (Correct) (13 citations) their existing investment to produce better **optimized code** [10]Some profiling methods today utilize provides for a performance monitoring **coprocessor** that may be employed for collecting profile www.tinker.ncsu.edu/symposia/micro29_hbp.ps

OCEANS: Optimizing Compilers for Embedded Applications - Aarts, Barreteau, Bodin. (1997) (Correct) (6 citations) processor, eventually as optimal as hand-optimized code, while cutting down the code development an MPEG variable length decoder, an image coprocessor, a communications block and a VLIW processor. www.cs.man.ac.uk/cnc/docs/1997/oceans.ps.gz

Fetch Reordering And Partitioning Of Execution Resources For.. - Tung (2001) (Correct) the running time of the optimizer, making optimized code available sooner. Another side e#ect of that pairs a normal processor with an optimizing coprocessor. This system o#ers potentially significant opportunities for several reasons. The use of a coprocessor allows the optimization process to run in www.crhc.uiuc.edu/ACS/theses/reorder_cluster.ps

A Software Engineering Methodology to Optimize Caching in.. - Frantz Lohier Pr (Correct) high level language to be compiled into well **optimized code**. Hence, data flow optimizations will be one feature hardware data caches, DSPs often use DMA **coprocessor**(s) combined with general purpose internal data www.lohier.com/frantz/publications/asset99/asset99v2.pdf

Turboscalar: A High Frequency High IPC Microarchitecture - Bryan Black And (2000) (Correct) with the VLIW/EPIC machines is that the **code optimized** for a current generation machine may not run of the object code via an Instruction-Path **Coprocessor** [3]Finally, through dynamic code The recently introduced Instruction-path **Coprocessor** (I-COP) 3] can be an effective and efficient www.ece.cmu.edu/~cmuart/papers/black/isca2000/final.publish.pdf

Try your query at: Amazon Barnes & Noble Google (RI) Google (Web) CSB DBLP

CiteSeer - citeseer.org - Terms of Service - Privacy Policy - Copyright © 1997-2002 NEC Research Institute

Turboscalar: A High Frequency High IPC Microarchitecture (2000) (Make Corrections) Bryan Black and John Paul Shen Department of Electrical and Computer...

View or download: cmu.edu/~cmuart/pap...final.publish.pdf Cached: PS.gz PS PDF DjVu Image Update Help

CiteSe r Home/Search Bookmark Context Related

From: cmu.edu/~cmuart/publications (more) (Enter author homepages)

(Enter summary)

Rate this article: 1 2 3 4 5 (best) Comment on this article

Abstract: There is significant performance motivation to build larger and wider superscalar machines, however the implementation complexity can be overwhelming. When superscalar machines grow they necessarily become deeper in order to maintain frequency. As the pipeline depth increases the performance gained by a wide instruction fetch and dispatch is lost to branch misprediction penalty cycles. This work proposes the new Turboscalar microarchitecture, which is strongly based on the superscalar... (Update)

Similar documents (at the sentence level):

5.6%: The Block-based Trace Cache - Black (1999) (Correct)

Active bibliography (related documents): More All

- 0.5: Instruction Path Coprocessors Chou, Shen (2000) (Correct)
- 0.5: PipeRench Implementation of the Instruction Path Coprocessor Yuan Chou Pazhani (2000) (Correct)
- 0.5: Half-Price Architecture Ilhyun Kim And (Correct)

Similar documents based on text: More All

- 0.2: Power Modeling and Reduction of VLIW Processors Liao, He (Correct)
- 0.2: Background To Reduce Simulation (Correct)
- 0.2: SUPERFLOW: A Promising Microarchitecture Paradigm for A.D. 2000+ Lipasti, Shen (1997) (Correct)

BibTeX entry: (Update)

```
@misc{ and-turboscalar,
  author = "Bryan Black And",
  title = "Turboscalar: A High Frequency High IPC Microarchitecture",
  url = "citeseer.nj.nec.com/317026.html" }
```

Citations (may not include all citations):

- 199 Multiscalar Processors Sohi, Breach et al. 1995
- 154 Trace Cache: A Low Latency Approach to High Bandwidth Instru.. Rotenberg, Bennett et al. 1996
- 115 Complexity-Effective Superscalar Processors Palacharla, Jouppi et al. 1997
- 85 Trace Processors Rotenberg, Jacobson et al. 1997
- 83 Optimization of Instruction Fetch Mechanisms for High Issue .. Conte, Menezes et al. 1995
- 36 PowerPC 604 RISC Microprocessor User's Manual (context) Division 1994
- 30 Putting the Fill Unit to Work: Dynamic Optimizations for Tra.. Friendly, Patel et al. 1998
- 22 The PowerPC 604 RISC Microprocessor (context) Song, Denman et al. 1994
- 22 Exploiting Instruction Level Parallelism (context) Nair, Hopkins 1997
- 20 Improving Trace Cache Effectiveness with Branch Promotion an.. Patel, Evers et al. 1998
- 17 The Block-based Trace Cache - Black, Rychlik et al. - 1999
- 16 DECchip 21064-AA Microprocessor Hardware Reference Manual (context) Corporation 1992
- 16 Instruction Path Coprocessors Chou, Shen 2000
- 12 The PowerPC User Instruction Set Architecture (context) Diefendorf, Silha 1994
- 3 Fundamentals of Superscalar Processor Design (context) Shen 1997
- 3 Completion Time Multiple Branch Prediction for Enhancing Tra.. Rakvic, Black et al. 2000
- 2 Scalable Register Renaming via the Quack Register File Black, Shen 2000
- Instruction-Level Parallelism (context) Rau, Fisher 1993
- Intel Itanium Processor Microarchitecture Overview (context) Corporation

Documents on the same site (http://www.ece.cmu.edu/~cmuart/publications.html): More

Thread Integration for Error Detection and Performance - Dean (1997) (Correct)

The Block-based Trace Cache - Black (1999) (Correct)

Load Execution Latency Reduction - Black, Mueller, Postal, Rakvic.. (1998) (Correct)

Online articles have much greater impact Mor about CiteSeer Add search form to your site Submit documents Feedback

CiteSeer - citeseer.org - Terms of Service - Privacy Policy - Copyright © 1997-2002 NEC Research Institute

�IEEE IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE Membership Publications/Services Standards Careers/Jobs Conferences Welcome United States Patent and Trademark Office » Search Results Help FAQ Terms IEEE Quick Links v Peer Review Walcome to IEEE Xplore Your search matched 5 of 959708 documents. O- Home O- What Can A maximum of 5 results are displayed, 15 to a page, sorted by Relevance in descending I Access? C- Log-out You may refine your search by editing the current search expression or entering a new one **Tables of Contents** the text box. O- Journals & Magazines Then click **Search Again**. ('legacy code')and (optimize) O- Conference **Proceedings** Search Again O- Standards Results: Search Journal or Magazine = JNL Conference = CNF Standard = STD O- By Author O- Basic 1 Compiler optimizations for the PA-8000 O- Advanced Holler, A.M.; Member Services Compcon '97. Proceedings, IEEE, 23-26 Feb. 1997 O- Join IEEE Page(s): 87 -94 Establish IEEE Web Account O- Access the IEEE Member [Abstract] [PDF Full-Text (784 KB)] IEEE CNF Digital Library 🖴 Print Format 2 The Modeler's Workbench: a system for dynamically distributed simulation and data collection Andresen, D.; Novotny, R.; High-Performance Distributed Computing, 2000. Proceedings. The Ninth International Symposium on , 1-4 Aug. 2000 Page(s): 300 -301 [Abstract] [PDF Full-Text (156 KB)] IEEE CNF 3 Complex library mapping for embedded software using symbolic algebra Peymandoust, A.; Simunic, T.; De Micheli, G.; Design Automation Conference, 2002. Proceedings. 39th , 10-14 June 2002 Page(s): 325 -330 [Abstract] [PDF Full-Text (735 KB)] IEEE CNF 4 Optimization for a superscalar out-of-order machine

Holler, A.M.;

Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM International Symposium on , 2-4 Dec. 1996 Page(s): 336 -348

[Abstract] [PDF Full-Text (1356 KB)] IEEE CNF

5 Assembly to high-level language translation

Cifuentes, C.; Simon, D.; Fraboulet, A.; Software Maintenance, 1998. Proceedings: International Conference on , 16-20 Nov. 1998 Page(s): 228 -237

[Abstract] [PDF Full-Text (212 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved

VIEEE IEEE HOME ! SEARCH IEEE ! SHOP ! WEB ACCOUNT ! CONTACT IEEE Membership Publications/Services Standards Conferences Careers/Jobs Welcome United States Patent and Trademark Office » Search Results Help FAQ Terms IEEE Quick Links Peer Review Welcome to IEEE Xalore Your search matched 20 of 957879 documents. O- Home O- What Can A maximum of 20 results are displayed, 25 to a page, sorted by Relevance in descending I Access? O- Log-out You may refine your search by editing the current search expression or entering a new one Tables of Contents the text box. O- Journals & Magazines Then click Search Again. (optimize) and (co-processor) O- Conference **Proceedings** Search Again Standards Results: Search Journal or Magazine = JNL Conference = CNF Standard = STD O- By Author O- Basic 1 Maximum entropy co-processor for computed tomography O- Advanced Chang, S.; Peckerar, M.; Marrian, C.; Member Services Custom Integrated Circuits Conference, 1994., Proceedings of the O- Join IEEE IEEE 1994, 1-4 May 1994 O- Establish IEEE Page(s): 343 -346 Web Account Access the **IEEE Member** Digital Library [Abstract] [PDF Full-Text (396 KB)] IEEE CNF A Print Format

> 2 Proceedings of EUROMICRO 96. 22nd Euromicro Conference. Beyond 2000: Hardware and Software Design Strategies EUROMICRO 96. 'Beyond 2000: Hardware and Software Design Strategies'., Proceedings of the 22nd EUROMICRO Conference, 2-5 Sept. 1996

[Abstract] [PDF Full-Text (324 KB)] IEEE CNF

3 Cameron: high level language compilation for reconfigurable systems

Hammes, J.; Rinker, B.; Bohm, W.; Najjar, W.; Draper, B.; Beveridge, R.;

Parallel Architectures and Compilation Techniques, 1999. Proceedings. 1999 International Conference on , 12-16 Oct. 1999

Page(s): 236 -244

[Abstract] [PDF Full-Text (112 KB)] IEEE CNF

4 Hardware-software co-design for a real-time executive Seljak, B.K.;

Industrial Electronics, 1999. ISIE '99. Proceedings of the IEEE International Symposium on , Volume: 1 , 12-16 July 1999 Page(s): 55 -58 vol.1

[Abstract] [PDF Full-Text (316 KB)] IEEE CNF

5 A programmable co-processor for profiling

Zilles, C.B.; Sohi, G.S.;

High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium on , 19-24 Jan. 2001

Page(s): 241 -252

[Abstract] [PDF Full-Text (1224 KB)] IEEE CNF

6 A quadratic residue processor for complex DSP applications

Bayoumi, M.;

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '87., Volume: 12, Apr 1987

Page(s): 475 -478

[Abstract] [PDF Full-Text (192 KB)] IEEE CNF

7 Image recognition with an analog neural net chip

Graf, H.P.; Nohl, C.R.; Ben, J.;

Pattern Recognition, 1992. Vol. IV. Conference D: Architectures for Vision and Pattern Recognition, Proceedings., 11th IAPR International Conference on , 30 Aug.-3 Sept. 1992

Page(s): 11 -14

[Abstract] [PDF Full-Text (336 KB)] IEEE CNF

8 A single chip QCELP vocoder for CDMA digital cellular

McDonough, J.; Chienchung Chang; Kantak, P.; Sakamaki, C.; Singh, R.; Ming-Chang Tsai;

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994 , 1-4 May 1994 $\,$

Page(s): 211 -214

[Abstract] [PDF Full-Text (340 KB)] IEEE CNF

9 Parallel programmable video co-processor design

An-Yeu Wu; Liu, K.J.R.; Raghupathy, A.; Shang-Chieh Liu; Image Processing, 1995. Proceedings., International Conference on,

Volume: 1, 23-26 Oct. 1995

Page(s): 61 -64 vol.1

[Abstract] [PDF Full-Text (340 KB)] IEEE CNF

10 A high performance bus and cache c ntroller for PowerPC multipr cessing systems

Allen, M.S.; Lewchuk, W.K.; Coddington, J.D.;

Computer Design: VLSI in Computers and Processors, 1995. ICCD '95. Proceedings., 1995 IEEE International Conference on , 2-4 Oct.

1995

Page(s): 204 -211

[Abstract] [PDF Full-Text (716 KB)] IEEE CNF

11 PSEUDEC: implementation of the computation-intensive PARTRAN functionality using a dedicated on-line CORDIC co-processor

Moller, F.T.; Andersen, J.B.; Jensen, H.R.; Olsen, O.; Fink, F.K.; Acoustics, Speech, and Signal Processing, 1995. ICASSP-95., 1995 International Conference on , Volume: 5 , 9-12 May 1995 Page(s): 3207 -3210 vol.5

[Abstract] [PDF Full-Text (320 KB)] IEEE CNF

12 On the use and performance of explicit communication primitives in cache-coherent multiprocessor systems

Qin, X.; Baer, J.-L.;

High-Performance Computer Architecture, 1997., Third International Symposium on , 1-5 Feb. 1997

Page(s): 182 -193

[Abstract] [PDF Full-Text (1268 KB)] IEEE CNF

13 Architectural adaptation for application-specific locality optimizations

Xingbin Zhang; Dasdan, A.; Schulzt, M.; Gupta, R.K.; Chien, A.A.; Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings., 1997 IEEE International Conference on , 12-15 Oct. 1997

. 3 3 7

Page(s): 150 -156

[Abstract] [PDF Full-Text (740 KB)] IEEE CNF

14 The Renaissance-a residue number system based vector co-process r for DSP d minated embedded ASICs

.

Bhardwaj, M.; Ljusanin, B.;

Signals, Systems & Computers, 1998. Conference Record of the Thirty-Second Asilomar Conference on, Volume: 1, 1-4 Nov. 1998

Page(s): 202 -207 vol.1

[Abstract] [PDF Full-Text (520 KB)] IEEE CNF

15 ACEcardTM: a high-performance architecture for run-time reconfiguration

Davis, D.; Harris, J.;

Parallel Processing Symposium, 1998. 1998 IPPS/SPDP. Proceedings of the First Merged International...and Symposium on Parallel and Distributed Processing 1998, 30 March-3 April 1998

Page(s): 616 -619

[Abstract] [PDF Full-Text (420 KB)] IEEE CNF

16 TriMedia CPU64 architecture

van Eijndhoven, J.T.J.; Sijstermans, F.W.; Vissers, K.A.; Pol, E.J.D.; Tromp, M.I.A.; Struik, P.; Bloks, R.H.J.; van der Wolf, P.; Pimentel, A.D.; Vranken, H.P.E.;

Computer Design, 1999. (ICCD '99) International Conference on , 10-13 Oct. 1999

Page(s): 586 -592

[Abstract] [PDF Full-Text (36 KB)] IEEE CNF

17 Design and implementation of reconfigurable processor for problems of combinatorial computations

Skliarova, I.; Ferrari, A.B.;

Digital Systems, Design, 2001. Proceedings. Euromicro Symposium

on , 4-6 Sept. 2001

Page(s): 112 -119

[Abstract] [PDF Full-Text (640 KB)] IEEE CNF

18 Instruction set extension for long integer modulo arithmetic on RISC-based smart cards

Grossschadl, J.;

Computer Architecture and High Performance Computing, 2002.

Proceedings. 14th Symposium on , 28-30 Oct. 2002

Page(s): 13 -19

[Abstract] [PDF Full-Text (436 KB)] IEEE CNF

19 A low-cost media-processor based real-time MPEG-4 video decoder

Jin-Hau Kuo; Ja-Ling Wu; Jim Shiu; Kan-Li Huang; Consumer Electronics, 2002. ICCE. 2002 Digest of Technical Papers. International Conference on , 18-20 June 2002

Page(s): 272 -273

[Abstract] [PDF Full-Text (298 KB)] IEEE CNF

20 Low-power architectures for compressed domain video coding co-processor

Jie Chen; Liu, K.J.R.;

Multimedia, IEEE Transactions on , Volume: 2 Issue: 2 , June 2000

Page(s): 111 -128

[Abstract] [PDF Full-Text (696 KB)] IEEE JNL

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved



> home : > about : > feedback : > login US Patent & Trademark Office



Try the new Portal design Give us your opinion after using it.

Search Results

Search Results for: [legacy code<AND>((coprocessor))] Found 8 of 119,560 searched.

Search within Results

					<u> </u>	Advanced	Search	:	
> Search]	Help/Ti	<u>ps</u>							
<									
Sort by:	<u>Title</u>	Publication	Publication Date	Score	● Bi₁	<u>nder</u>			
Results 1	- 8 of 8	short list	ing						

1 Towards nanocomputer architecture

80%

Paul Beckett, Andrew Jennings

Australian Computer Science Communications, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture - Volume 6 January 2002 Volume 24 Issue 3

At the nanometer scale, the focus of micro-architecture will move from processing to communication. Most general computer architectures to date have been based on a "stored program" paradigm that differentiates between memory and processing and relies on communication over busses and other (relatively) long distance mechanisms. Nanometer-scale electronics --- nanoelectronics - promises to fundamentally change the ground-rules. Processing will be cheap and plentiful, interconnection expensive but

<u>Instruction</u> path coprocessors

80%

77%

Yuan Chou, John Paul Shen

ACM SIGARCH Computer Architecture News, Proceedings of the 27th annual international symposium on Computer architecture May 2000 Volume 28 Issue 2

This paper presents the concept of an Instruction Path Coprocessor (I-COP), which is a programmable on-chip coprocessor, with its own mini-instruction set, that operates on the core processor's instructions to transform them into an internal format that can be more efficiently executed. It is located off the critical path of the core processor to ensure that it does not negatively impact the core processor's cycle time or pipeline depth. An I-COP is highly versatile and can be used ...

3 Simulation and architecture evaluation: Vector vs. superscalar and VLIW architectures for

embedded multimedia benchmarks

Christoforos Kozyrakis, David Patterson

Proceedings of the 35th annual ACM/IEEE international symposium on

1 of 3

Microarchitecture November 2002

Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this paper, we use EEMBC, an industrial benchmark suite, to compare the VIRAM vector architecture to superscalar and VLIW processors for embedded multimedia applications. The comparison covers the VIRAM instruction set, vectorizing compiler, and the prototype chip that integrates a vector processor with DRAM main memory. We de ...

4 Multithreading and value prediction: Dynamic speculative precomputation

77%

Jamison D. Collins, Dean M. Tullsen, Hong Wang, John P. Shen

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture December 2001

A large number of memory accesses in memory-bound applications are irregular, such as pointer dereferences, and can be effectively targeted by thread-based prefetching techniques like Speculative Precomputation. These techniques execute instructions, for example on an available SMT thread context, that have been extracted directly from the program they are trying to accelerate. Proposed techniques typically require manual user intervention to extract and optimize instruction sequences. This pape ...

5 Attacking the semantic gap between application programming languages and configurable

77%

An hardware

Greg Snider, Barry Shackleford, Richard J. Carter

Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays February 2001

It is difficult to exploit the massive, fine-grained parallelism of configurable hardware with a conventional application programoming language such as C, Pascal or Java. The difficulty arises from the mismatch between the synchronous, concurrent processing capability of the hardware and the expressiveness of the lanoguage-the so-called "semantic gap." We attack this problem by using a programming model matched to the hardware's capabilities that can be implemented in any (unmodified) objec ...

6 Learning forth with modular forth

77%

Paul Frenger

ACM SIGPLAN Notices March 2000

Volume 35 Issue 3

7 Software engineering for security: a roadmap

77%

Premkumar T. Devanbu, Stuart Stubblebine

Proceedings of the conference on The future of Software engineering May 2000

8 Implementing a system on a shared memory parallel processor

77%

Robert E. Purdom

Proceedings of the 1995 ACM symposium on Applied computing February 1995

Results 1 - 8 of 8

short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.

IEEE HOME SEARCE	HEEE I SHOP I WEB ACCOUNT I CONT.	ACT IEEE	VIEEE
Membership Public	Standards Conferences ***********************************	Careers/Jobs Welcome United States Patent and Trademark (Office
Help FAQ Term Peer Review	S <u>IEEE</u> Quick Links	× Seai	rch Results
- Log-out - Tables of Contents - Journals - & Magazines - Conference - Proceedings	order.	cuments. , 25 to a page, sorted by Relevance in d the current search expression or entering	_
Search By Author	Results: Journal or Magazine = JNL Conferen	ce = CNF Standard = STD	
O- Basic O- Advanced Member Services O- Join IEEE O- Establish IEEE Web Account	1 Compiler optimizations for Holler, A.M.; Compcon '97. Proceedings, IE Page(s): 87 -94		
O- Access the IEEE Member Digital Library	[Abstract] [PDF Full-Text (78	34 KB)] IEEE CNF	
Print Format	2 Assembly to high-level la Cifuentes, C.; Simon, D.; Frab Software Maintenance, 1998. on , 16-20 Nov. 1998 Page(s): 228 -237		ence
	[Abstract] [PDF Full-Text (21	.2 KB)] IEEE CNF	
	3 The Modeler's Workbench distributed simulation and Andresen, D.; Novotny, R.; High-Performance Distributed Ninth International Symposium Page(s): 300 -301	data collection Computing, 2000. Proceedings. T	-he
	[Abstract] [PDF Full-Text (15	6 KB)] IEEE CNF	
	4 Complex library mapping symbolic algebra Peymandoust, A.: Simunic, T.	for embedded software using	

Design Automation Conference, 2002. Proceedings. 39th , 10-14 June 2002

Page(s): 325 -330

[Abstract] [PDF Full-Text (735 KB)] IEEE CNF

5 Optimization for a superscalar out-of-order machine

Holler, A.M.;

Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM International Symposium on , 2-4 Dec. 1996

Page(s): 336 -348

[Abstract] [PDF Full-Text (1356 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help. | FAQ | Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved